Altifigence Academy
← 我的学习

Digital Logic Circuits

学习目录

学习目录
01Foundations of digital logic
Binary and hexadecimal概念
Gates and truth tables概念
Boolean algebra and De Morgan’s laws概念
Decoders and enable signals概念
02Signals and selection
Bits, signals and ports概念
Specify the selection with a truth table概念
The MUX and its observation register概念
03Write and run the RTL
Describe a MUX with a conditional expression概念
MUX simulation lab实验
04Interpret and check
Input changes and sampling instants概念
Test the cases that reveal mistakes概念
MUX knowledge check测验
05Arithmetic circuits and state
Half adders and full adders概念
Signed values and overflow概念
Comparators and boundary conditions概念
Flip-flops and clock enable概念
06Numbers and time
Bit width and binary values概念
Clock edges and state概念
The counter and synchronous reset概念
07Update state and run the lab
Compute the next value from the old value概念
Counter simulation lab实验
08Boundaries and debugging
What follows the maximum value?概念
Diagnose reset and counting errors概念
Counter knowledge check测验
09Bits and data flow
Vector direction and bit indices概念
Read a serial input over time概念
State changes in a shift register概念
10Concatenation and the lab
Slices and concatenation概念
Shift-register simulation lab实验
11Latency and debugging
Follow a bit to the output概念
Check direction, reset and input order概念
Shift-register knowledge check测验
12Connect and verify circuits
Combinational delay and timing budgets概念
Design a small state machine概念
Verification plans and failure traces概念
Capstone: serial pattern detector概念

你的选择适用于此浏览器，可随时在页脚更改。

必要存储

支持安全登录、请求的学习记录与显示设置，以及隐私选择。

始终启用

我们不使用广告或分析跟踪器。你的选择保存 180 天，与登录或接受条款无关。