Altifigence Academy
Desain digitalIn preparation

RTL Design: Datapaths & Pipelines

Build a small computing system by connecting arithmetic and control, then explore pipelined execution.

DatapathsPipelinesControl

Yang akan Anda pelajari

  • Separate the datapath from control state
  • Design data transfers and wait conditions
  • Compare pipeline latency and throughput
  • Check a system with buffers and boundary conditions

Kursus prasyarat yang disarankan

RTL Design Fundamentals ↗

Kurikulum

  1. Arithmetic and datapaths
  2. State machines and control
  3. Pipeline stages and data transfer
  4. Buffers, throughput and boundary conditions

Pilihan berlaku di peramban ini. Ubah kapan saja di bagian bawah halaman.