Altifigence Academy
Digitales DesignIn preparation

RTL Design Fundamentals

Express circuit behavior in RTL and connect reusable modules into a complete design.

SystemVerilogModule designSimulation

Das wirst du lernen

  • Use signals, bit widths and operators deliberately
  • Write distinct combinational and sequential logic
  • Design module interfaces and parameters
  • Check behavior using input scenarios and waveforms

Empfohlener Vorkurs

Digital Logic Circuits ↗

Lehrplan

  1. Signals and SystemVerilog expressions
  2. Combinational and sequential RTL
  3. Modules and interfaces
  4. Simulation and design checks

Deine Auswahl gilt für diesen Browser. Du kannst sie jederzeit in der Fußzeile ändern.