Altifigence Academy
Perangkat keras AIIn preparation

RTL Design: Systolic Arrays

Connect multiply-accumulate processing elements into an array and design a small matrix multiplication accelerator.

Matrix multiplicationMACDataflow

Yang akan Anda pelajari

  • Understand fixed-point arithmetic and accumulator width
  • Design a reusable processing element
  • Schedule array inputs and outputs
  • Analyze data reuse and memory bandwidth

Kursus prasyarat yang disarankan

RTL Design: Datapaths & Pipelines ↗

Kurikulum

  1. Matrix multiplication and fixed point
  2. MAC processing elements
  3. Arrays and data scheduling
  4. Buffering and result checks

Pilihan berlaku di peramban ini. Ubah kapan saja di bagian bawah halaman.