Altifigence Academy
Desain digitalIn preparation

RTL Design Fundamentals

Express circuit behavior in RTL and connect reusable modules into a complete design.

SystemVerilogModule designSimulation

Yang akan Anda pelajari

  • Use signals, bit widths and operators deliberately
  • Write distinct combinational and sequential logic
  • Design module interfaces and parameters
  • Check behavior using input scenarios and waveforms

Kursus prasyarat yang disarankan

Digital Logic Circuits ↗

Kurikulum

  1. Signals and SystemVerilog expressions
  2. Combinational and sequential RTL
  3. Modules and interfaces
  4. Simulation and design checks

Pilihan berlaku di peramban ini. Ubah kapan saja di bagian bawah halaman.