Altifigence Academy
Diseño digitalIn preparation

RTL Design Fundamentals

Express circuit behavior in RTL and connect reusable modules into a complete design.

SystemVerilogModule designSimulation

Qué aprenderás

  • Use signals, bit widths and operators deliberately
  • Write distinct combinational and sequential logic
  • Design module interfaces and parameters
  • Check behavior using input scenarios and waveforms

Curso previo recomendado

Digital Logic Circuits ↗

Programa

  1. Signals and SystemVerilog expressions
  2. Combinational and sequential RTL
  3. Modules and interfaces
  4. Simulation and design checks

Tu elección se aplica a este navegador. Puedes cambiarla en el pie de página.